Projects

Click a card for details.

RADACS: Resolution-Aware Diffusion Accelerator — image 1RADACS: Resolution-Aware Diffusion Accelerator — image 2RADACS: Resolution-Aware Diffusion Accelerator — image 3RADACS: Resolution-Aware Diffusion Accelerator — image 4RADACS: Resolution-Aware Diffusion Accelerator — image 5RADACS: Resolution-Aware Diffusion Accelerator — image 6RADACS: Resolution-Aware Diffusion Accelerator — image 7

RADACS: Resolution-Aware Diffusion Accelerator

Grand Prize (1st of 73 teams nationwide), 2024 AI Semiconductor Idea & Design Competition (AI-ON).

Diffusion Acceleration on CPU, GPU, FPGA — image 1Diffusion Acceleration on CPU, GPU, FPGA — image 2Diffusion Acceleration on CPU, GPU, FPGA — image 3Diffusion Acceleration on CPU, GPU, FPGA — image 4Diffusion Acceleration on CPU, GPU, FPGA — image 5

Diffusion Acceleration on CPU, GPU, FPGA

Accelerated U-Net diffusion across three embedded platforms; 1st in class.

Mixed-Format MXFP MAC Unit — image 1Mixed-Format MXFP MAC Unit — image 2Mixed-Format MXFP MAC Unit — image 3Mixed-Format MXFP MAC Unit — image 4

Mixed-Format MXFP MAC Unit

Designed a MAC unit accepting any mix of MXFP8, MXFP6, and MXFP4 operands.

High-Speed SHA-256 Accelerator — image 1High-Speed SHA-256 Accelerator — image 2High-Speed SHA-256 Accelerator — image 3High-Speed SHA-256 Accelerator — image 4High-Speed SHA-256 Accelerator — image 5

High-Speed SHA-256 Accelerator

Designed the RTL of a SHA-256 hardware accelerator.

DON'T LXXK UP — image 1DON'T LXXK UP — image 2DON'T LXXK UP — image 3DON'T LXXK UP — image 4DON'T LXXK UP — image 5DON'T LXXK UP — image 6DON'T LXXK UP — image 7DON'T LXXK UP — image 8DON'T LXXK UP — image 9DON'T LXXK UP — image 10

DON'T LXXK UP

Co-founder & software lead of Korea's first high-angle photo booth.